Welcome Guest
  |   0 items in your shopping cart
 

BROWSE BY STANDARDS

BROWSE BY CATEGORY

***
 
 
Join our mailing list to recieve newsletters
 

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits

Send to friend
 
Title: Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Author: Elias Kougianos, Nagarajan Ranganathan, Priyardarsan Patra, Saraju P. Mohanty
ISBN: 0387764739 / 9780387764733
Format: Hard Cover
Pages: 302
Publisher: Springer Verlag
Year: 2008
Availability: In Stock
     
 
  • Description
  • Contents

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies.  The authors show very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits. The material deals primarily with high-level (architectural or behavioral) energy dissipation because the behavioral level is not as highly abstracted as the system level nor is it as complex as the gate/transistor level.  At the behavioral level there is a balanced degree of freedom to explore power reduction mechanisms, the power reduction opportunities are greater, and it can cost-effectively help in investigating lower power design alternatives prior to actual circuit layout or silicon implementation.

The book is a self-contained low-power, high-level synthesis text for Nanoscale VLSI design engineers and researchers. Each chapter has simple relevant examples for a better grasp of the principles presented. Several algorithms are given to provide a better understanding of the underlying concepts. The initial chapters deal with the basics of high-level synthesis, power dissipation mechanisms, and power estimation. In subsequent parts of the text, a detailed discussion of methodologies for the reduction of different types of power is presented including:

  • Power Reduction Fundamentals
  • Energy or Average Power Reduction
  • Peak Power Reduction
  • Transient Power Reduction
  • Leakage Power Reduction


Low-Power High-Level Synthesis for Nanoscale CMOS Circuits provides a valuable resource for the design of low-power CMOS circuits.

Preface
Acknowledgments
Acronym Definition

Chapter 1 : Introduction
Chapter 2 : High-Level Synthesis Fundamentals
Chapter 3 : Power Modeling and Estimation at Transistor and Logic Gate Levels
Chapter 4 : Architectural Power Modelling and Estimation
Chapter 5 : Power Reduction Fundamentals
Chapter 6 : Energy or Average Power Reduction
Chapter 7 : Peak Power Reduction
Chapter 8 : Transient Power Reduction
Chapter 9 : Leakage Power Reduction
Chapter 10 : Conclusions and Future Directions

References
Index

 
 
 
About Us | Contact us
loading...
This page was created in 0.57031989097595 seconds